Abstract-Single inductor dual output (SIDO) dc-dc converters are attractive in diverse applications such as renewable energy systems and electric vehicles, due to its favorable advantages of reduced magnetic core and high power density. However, in conventional SIDO converters, severe cross-regulation problem is caused by the multiplex of inductor current, resulting in deteriorated dynamic performance. In order to alleviate the cross-regulation problem, a new family of dual output dc-dc converters is proposed in this paper, which employs a coupled-inductor to substitute the inductor in SIDO converters. The proposed converters can achieve improved dynamic performance while keeping the advantage of reduced magnetic core. Moreover, the number of semiconductor devices is reduced in comparison with conventional SIDO converters, and soft-switching operation of switches is also achieved. Therefore, lower cost and higher power density are obtained. In the paper, topology derivation of proposed converters from conventional SIDO converters are firstly demonstrated in detail. After that, the operation principle, steady-state characteristics and small-signal model are provided.
I. INTRODUCTION
Nowadays, multiple-output dc-dc converters are extensively applied in many fields such as renewable energy systems [1] [2] [3] , electric vehicles [4, 5] and consumer electronics [6] [7] [8] [9] . Although conventional N separate dc-dc converters can easily generate N outputs, the number of components increases N times, which causes high cost and large size of system. In order to achieve high power density and low cost, single inductor multi-output (SIMO) dc-dc converters have been proposed in [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] .
In SIMO converters, only one inductor is needed, which remarkably reduces the number of magnetic components. Therefore, its system volume can be significantly reduced and high power density is achieved. Due to its attractive advantage, numerous researches have been conducted. In [11] , an SIMO boost converter that can supports series regulated outputs for low-and highpower applications is proposed. A novel SIMO buck-boost converter is presented in [12] , which achieves both step-up and stepdown conversions and is a suitable topology to eliminate voltage imbalance of DC link in diode-clamped multi-level inverters. In [13] , operation principle, control design as well as challenges of SIMO dc-dc converters based on buck, boost and buck-boost converters, are introduced and evaluated. And a new family of SIMO dc-dc converters with reduced semiconductor devices is proposed in [14] . In [15] , a SIMO topology which can support independent buck, boost, and inverted outputs simultaneously is put forward. SIMO topology also can be applied in multiple port dc-dc converters [16, 17] to realize power regulation in input port and voltage regulation in output port.
However, SIMO converters suffer from an inherent drawback. Multiplexing inductor current leads to serious cross regulation problem between different outputs when SIMO converters work in continuous conduction mode (CCM), resulting in terrible dynamic behavior and system instability. A variety of researches have been conducted to solve this problem. There are two common solutions, including different operating mode and improved control methods.
In [18] and [19] , SIMO converters operate in discontinuous conduction mode (DCM) and thus effectively alleviates crossregulation. Nevertheless, DCM limits the output power of SIMO converters owing to large current ripple existing in heavy load, which also gives rise to high current stress and severe EMI problem. To reduce the peak inductor current, a freewheel period is added to ensure converters working in pseudo continuous conduction mode (PCCM) [20] through an additional freewheel switch.
Although PCCM makes up the drawback of DCM, costs and conduction losses are increased due to the auxiliary switch.
To eliminate cross regulation problem in CCM, a variety of control schemes are proposed in [21] [22] [23] [24] [25] [26] . A digital control approach is presented in [21] , where common-mode and differential-mode output voltages are regulated respectively. And a variable gain compensation is used in differential-mode loop for cross regulation elimination. In addition to voltage loop, a current loop is added in [22] to accelerate outputs recovery from load changes. In [23] , inner current loop and the outer voltage loop with an interleaving scheme are designed to obtain good dynamical behavior. A novel modeling method is derived in [24] , and cross-regulation transfer function is calculated and compensated with the help of the model. In [25] , a predictive digital current control is proposed where duty cycles for the next switching cycle are calculated by load current. A power-weighed CCM controller and a floating capacitorbased output filter are designed in [26] to suppress cross regulation and maintain power quality. Although these approaches effectively improve the performance of SIMO converters, the control complexity is greatly increased because of sophisticated algorithms.
In order to obtain novel converters that have high power density, low cost and simple control strategy, a new family of single coupled-inductor dual output (SCIDO) soft-switching(SS) dc-dc converters is proposed in this paper. The proposed converters not only keep the advantage of single inductor dual output (SIDO) converters that only one magnetic core is needed, but also achieve improved cross regulation with simple control strategy. Besides, compared with conventional SIDO converters, the number of switches or diodes are reduced in the proposed converters, and thus the overall cost is further reduced. Moreover, zero-voltage switching(ZVS) or zero-current switching(ZCS) operation of switches are achieved and the reverse-recovery problem of switch is eliminated, which contributes to reduced switching losses.
The rest of this paper is organized as follows. The topology derivation from conventional SIDO converters to the proposed SCIDO converters is introduced in Section II. Section III presents the operation principle of proposed converters. Circuit characteristics are detailed discussed in Section IV. The design example and experiment result are given in Section V. Finally, a conclusion is drawn in Section VI. Fig. 1 shows the conventional SIDO converters based on buck, boost and buck-boost converters [13, 14] , in which energy is delivered to each output in different interval by controlling switches S3~S4 of converter in Fig. 1(a) and S2~S3 of converter in Fig.   1 (b)~ (c). Since only one inductor is utilized, the overall system volume and cost are effectively reduced. However, due to the multiplex of inductor current, load variation of one output will influence another output voltage in the CCM, resulting in severe cross-regulation problem. Moreover, the switches in SIDO converters are hard-switching and as a consequence, switching losses are high. In order to achieve improved cross-regulation as well as lower switching losses, a novel family of SCIDO converters is proposed in this paper, which is simply derived from SIMO converters but with more favorable performance characteristics. In order to obtain a comprehensive understanding, detailed topology derivation of proposed SCIDO SS converter based on buck converter is illustrated as an example, which is derived from the SIDO converter in Fig. 1(a) . Firstly, the inductor L can be made equivalent to a coupled inductor with turns ratio 1:1, as shown in Fig. 2(a) . Then disconnect the connection (a, b) of coupled inductor right side to eliminate cross-regulation problem caused by multiplex of inductor current. Actually, the turns ratio of coupled inductor can be designed arbitrarily to achieve flexible relationship between two output voltages Vo1 and Vo2. After disconnection, the switch S4 and diode D2 are not required anymore and thus, can be eliminated. Likewise, the proposed SCIDO converters based on boost and buck-boost converter are also simply derived in Fig. 2(b) and Fig. 2(c) . Compared with conventional SIDO converters, the proposed converters are more preferred due to the following advantages:
II. TOPOLOGY DERIVATION
(1) Two outputs are independently controlled and thus no cross-regulation problem exists, (2) All switches are ZVS or ZCS, (3) Number of semiconductor device is reduced. as an example to analyze, and its equivalent circuit is illustrated in Fig. 3(a) . The coupled inductor T1 is equivalent to a leakage inductor Lr, magnetizing inductor Lm, as well as an ideal transformer whose turns ratio is Np:Ns(=1:n).
In order to simplify the analysis, the following assumptions are made:
(1) Compared with the leakage inductance Lr, the magnetizing inductance Lm is much larger and thus magnetizing current iLm is approximately constant.
(2) All components in circuit are ideal except for the parasitic capacitor Cs1 and Cs2 of switches S1 and S2. The key operating waveform is shown in Fig. 3 (b). In Fig. 3(b) , vgs1, vgs2, vgs3 are the driving signals of S1, S2 and S3, respectively.
Switches S1 and S2 are operated complementarily, and the duty cycle of S1 is d. S3 is turned on φ×360° in advance before turn-off of S2, and the duty-cycle of S3 is d+φ. The operation in a switching period T can be divided into six different modes, and equivalent circuits of each mode are shown in Fig. 3 (c). Prior to t0, S1 and S3 are on, and D1 is forward biased. The leakage inductor current iLr increases linearly while the diode current iD1 decreases. As soon as iD1 decays to zero, Mode 1 begins. Vi-Vo1 is applied to the leakage inductor Lr and the magnetizing inductor Lm. Since Lm is large enough, the magnetizing current iLm can be regarded as constant ILm. In addition, S3 is turned off at t1, which realizes ZCS operation.
S1 is also turned off at t1. The magnetizing current iLm starts to charge the parasitic capacitor Cs1 and discharge Cs2.
Then the drain-to-source voltage vs1 rises while vs2 falls, as shown in (2) and (3).
( ) ( )
The voltage vs2 decreases to zero at t2. As a result, the body diode of S2 begins to conduct. Hence, ZVS turn-on of S2 is achieved. In this mode, the leakage inductor Lr and the magnetizing inductor Lm are discharged by -Vo1.
S3 is turned on at t3 and the magnetizing inductor voltage vLm is clamped at -Vo2/n. Then, the leakage inductor voltage vLr is obtained in (5) and the leakage inductor current iLr can be derived in (6) . From Fig. 3(b) , the relationship among diode current iD1, magnetizing current ILm and leakage inductor current iLr is given in (7) . With iLr in (6) and iD1 in (7), the drain-source current is2 can be calculated in (8) . To eliminate the reverse-recovery problem of body diode, is2 should become positive before S2 is turned off. Therefore, is2 must increase during this mode, which means vLr must be negative as shown in (5).
Mode 5[t4-t5]: S2 is turned off at t4. The leakage inductor Lr resonates with the parasitic capacitor Cs1 and Cs2, as shown in (9).
Mode 6[t5-t6]: vs2 resonates to Vi at t5, and vs1 drops to zero. Then the body diode of S1 starts to conduct, and thus S1 realizes ZVS turn-on. In this mode, the voltage of leakage inductor vLr is obtained in (10) . Based on flux balance of the leakage Lr, the average value of vLr in a switching period is zero. Since vLr is negative in t3-t4, (10) must be positive during this mode, and thus the leakage inductor current iLr raises linearly. From (7), the diode current iD1 ramps down at the same time. At t6, the leakage inductor current iLr reaches ILm while the diode current iD1 decays to zero. 12 ( 1) 0
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IV. CIRCUIT ANALYSIS
A. Maximum Diode Current and Reset Time
Since the switching process in the interval t4-t5 is short and negligible in steady analysis, it can be considered that the diode current iD1 increases in the interval t3-t4 and decrease in the interval t5-t6. Define the reset time of diode current (t6-t5) as λT. From Fig. 3(b) , the maximum diode current iD1,max is derived in (12) and λT is calculated in (13).
B. Voltage Transfer Ratio
According to the flux balance principle, the average voltage of leakage inductor Lr and magnetizing inductor Lm in a switching period is zero. Hence, Vo1 is equal to the average drain-to-source voltage of S2, which is denoted as Vs2, ave.. From Fig. 3(b) , Vs2,ave is equivalent to dVi. Therefore, the voltage transfer ratio of first output is depicted in (14) , which is the same as conventional buck converter.
Likewise, according to the current-second balance principle of output capacitor Co2, (15) is obtained, in which Io2 is the load current of second output. Substituting (6), (7), (11) ( 1)
With the system parameters T=10μs, n=3, Lr=4.45μH and R2= 120Ω, Fig. 4(a) shows the relationship between voltage transfer ratio and d~φ from (14) and (16). From Fig. 4 
C. Voltage and Current Stress of Power Device
The turn-off voltage of S1 and S2 is clamped by input voltage Vi, which is identical to the conventional buck converter. The diode D1 is reverse biased in the interval t0-t1, and its turn-off voltage is shown in (17) . Likewise, the turn-off voltage across switch S3 in the interval t2-t3 is given by (18).
The current stress of S1 and S2 can be derived from Fig. 3(b) , as shown in (19) and (20) . And is1(t5), is2(t4) are given in (21), 
where iLr(t4) is shown in (22) from (4) and (6) . Also, the average diode current ID1 is obtained in (23 (
D. Turns Ratio n
From above analysis, (5) and (10) must be satisfied to guarantee normal operation of the proposed converter. So the constraint of turns ratio n is derived from (5) and (10), as shown in (24).
E. Average Magnetizing Current ILm and Magnetizing Inductance Lm
The average leakage inductor current ILr is given in (25) , where Io1 is the average output current of first output. From (25) , the average magnetizing current ILm is also illustrated in (26). So the required magnetizing inductance Lm to achieve magnetizing current ripple △ILm is shown in (27)
F. ZVS Condition and Reverse-Recovery Elimination
The parasitic capacitor Cs2 is discharged by magnetizing current ILm in the interval t1-t2 as illustrated in Fig. 3(b) . The energy required for ZVS operation is enough due to large magnetizing inductance Lm. Thus, the ZVS condition of S2 is easy to achieve.
The parasitic capacitor Cs1 is discharged during the resonant process t4-t5, as shown in (9 
G. Small Signal Model
According to operation principle of the proposed converter, the average state space equation can be derived, as shown in (31).
Besides, the average input current () 
In order to obtain small signal model of proposed converter, small perturbations are added in the quiescent operation point. From 
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From (35), (36) and (34), the small signal model of the proposed converter can be derived, which is shown in Fig. 6(a) . And M1
and M2 are given in (39).
V. DESIGN EXAMPLE AND EXPERIMENTAL RESULTS
In this section, a prototype circuit with system parameters in Table I is designed in this section according to the above analysis, and its experiment results are also demonstrated to validate the advantages. 
A. Circuits Parameter Design
From Fig. 3(b) , the maximum of φ and λ are limited by d to guarantee normal operation, as shown in (40).
From (16), φ is derived in (41). Also, λ can be calculated by (41) and (13) , as shown in (42). According to (41) and (42), φ and λ increase with the increment of Io2, and thus they achieve maximum value φmax and λmax when Io2 reaches its maximum value at full load condition. And φmax, λmax are shown in Fig. 5(a). From Fig. 5(a) , φmax is always smaller than 0.4 and thus φmax<1-d can be always realized.
Meanwhile, the value of n and Lr also need to guarantee (29) and (30) to achieve the ZVS and eliminate reverse-recovery problem. By substituting (21), (23) and (26), (29) and (30) respectively turn into (43) and (44). Under 10%-100% load condition, the minimum of Z1 and is2(t4) are defined as Z1, min and is2t4,min. Fig. 5(b) depicts the Z1, min and is2t4,min under different n and Lr.
From Fig. 5(b) , Z1, min is always larger than zero and thus ZVS can be always achieved.
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According to above analysis, the available region of n and Lr for achieving ZVS operation, eliminating the reverse-recovery problem and operating normally is illustrated in Fig. 5(c) . Combining with the comprehensive consideration of voltage and current stress, n=3 and Lr=4.45μH which are in the available region, are chosen in the practical design. Choose △ILm=10%ILm, then Lm should be larger than 200μH from (27). In order to implement the coupled inductor, ferrite EE42 magnetic core is used. The turns of primary windings and secondary windings are 19 and 57, respectively. According to the analysis in section IV, voltage and current stress of semiconductor devices can be easily obtained that MOSFET IRFB4620 are chosen as S1-S3, while diode 8ETH03
is chosen as D1. Meanwhile, output capacitators Co1 and Co2 are 330μF. The circuit parameters of experimental prototype are also summarized in Table II . 
Input Voltage Vi=100V
Output Voltages Vo1=60V, Vo2=120V
Output Resistor R1=30Ω, R2=120Ω
Output Capacitor Co1=Co2=330μF
Turns ratio Np/Ns=1: n=1:3
The leakage inductor and magnetize inductor Lr=4.45μH, Lm=210μH
B. Controller Design
As is discussed in circuit analysis, there are two control variables for two output voltages regulation that d is used to control Vo1 and φ is chosen to regulate Vo2. From the small-signal model in Fig. 6(a) , the control-to-output transfer function Gv11 between d
and 1o v , Gv22 between  and 2o v are respectively derived in (45) and (46). With the parameters in Table II, Table II , are also depicted in Fig. 6 (c) and Fig. 6(d) . From   Fig. 6 (c) and Fig. 6(d) , the phase margin of Gop1 and Gop2 are 31° and 55°, which means system achieve good stability and dynamic performance with the help of well-designed compensators. Besides, cross-regulation problem is effectively alleviated due to the independent control of 1o v and 2o v . The above analysis is also validated in the following experiment results. 
The key operating waveforms at full load are depicted in Fig. 7 , including drive signal vgs1,2,3, the leakage inductor current iLr, the drain-to-source voltage vs3 and current is3. From Fig. 7(b) , ZCS of S3 is achieved because S3 is turned off after is3 decays to zero. Fig. 8 also shows drive signal, drain-to-source voltage and current of S1 and S2 under different load conditions. From Fig. 8 , the ZVS operation of S1 and S2 as well as the reverse-recovery elimination (RRE) of S2, are realized under 10%~100% load condition, which is in good agreement with analysis. Therefore, switching losses are greatly reduced over a wide range of load. And it also can be observed from Fig. 8 that the most difficult load condition to achieve ZVS operation of S1 as well as RRE of S2 is 100% load of first output and 10% load of second output. The transient response with load variation is given in Fig. 9(a) and Fig. 9(b) . Output voltage vo1,2 and current io1,2 in DC coupling is illustrated in Fig. 9(a) . In order to observe detailed transient response of output voltages, vo1,2 in AC coupling is shown in Fig.   9 (b). From Fig. 9 , the variations of output current io1 and io2 almost have no influence on output voltage vo1 and vo2, and thus the 
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overall system achieves good dynamic responsibility and improved cross-regulation. Besides, measured efficiency over whole load range is shown in Fig. 10(a) , which reaches the maximum 97.1% at 100% load of first output and 10% load of second output. And the efficiency under 100% load condition of both outputs is 95.3%. In addition, Fig. 10 In this paper, a family of single coupled-inductor dual output soft-switching dc-dc converters was proposed, which is derived from the conventional SIDO converters. The proposed converters attain the following favorable advantages: (1) improved crossregulation and dynamic performance, (2) reduced number of magnetic core and semiconductor device, (3) soft-switching operation.
Therefore, lower cost and higher efficiency are obtained when compared with conventional SIDO converters. As an example, the proposed dual output converter based on buck converter is introduced in detail, including its operation principle and circuit analysis.
Finally, a 60V/2A and 120/1A dual-output prototype converter was built to verify the effectiveness of proposed topology, which achieves both good dynamic characteristic and high power density. 
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